Global namespace
adapnex::core namespace
Types
Name |
Description |
A pulse generator that creates cyclic pulses at a defined interval. |
|
Provides access to thread‐local information relevant to the execution of the application. |
|
Falling edge detector. |
|
Switches a boolean output based on two analog thresholds. |
|
Switches a boolean output based on analog thresholds and an on‐delay filter. |
|
Interface for input drivers to pass an array of values to an application. Individual elements can be selected using the index operator and then accessed via the value() method or by mapping a variable that will hold the element's value. |
|
Interface for input drivers to pass values to an application. The value can be accessed via the value() method or by mapping a variable that will hold the value. |
|
A helper class allowing a task to be defined by a lambda function. |
|
Platform‐agnostic lock conforming to BasicLockable and Lockable. Use this Mutex instead of standard library types like std::mutex to ensure priority inheritance is used on real‐time capable platforms. |
|
Interface for output drivers to receive an array of values from an application. Individual elements can be selected using the index operator and then accessed via the value() method or by mapping a variable that holds the element's value. |
|
Interface for output drivers to receive values from an application. The value can be accessed via the value() method or by mapping a variable that holds the value. |
|
A Proportional‐Integral‐Derivative (PID) controller in the Standard (Ideal/ISA) form. |
|
Bistable latch with dominant reset. |
|
Rising edge detector. |
|
Bistable latch with dominant set. |
|
Represents a serial port. |
|
A cyclic signal generator that produces pulses with defined high and low durations. |
|
Represents a TCP connection. |
|
An off‐delay timer that delays the falling edge of a signal by a defined duration. |
|
An on‐delay timer that delays the rising edge of a signal by a defined duration. |
|
A pulse timer that generates a pulse with a defined pulse duration. |
|
Base class for schedulable application components. Tasks are combined via TaskGroup and executed by the scheduler according to the given scheduling parameters. See Application::CreateCyclicTaskGroup() and Application::CreateFreewheelingTaskGroup(). |
|
Schedules multiple tasks together on the same thread. This allows, for example, drivers to be scheduled together with the tasks reading or writing from their inputs or outputs. This approach allows the driver to synchronise updates with task execution so that the tasks observe a consistent view of the inputs and outputs each cycle. |
|
Represents a UDP connection. |
|
A trip of the execution watchdog. |
adapnex::drivers namespace
adapnex::drivers::bnr_x2x namespace
Types
Name |
Description |
Thrown by X20BC0087Driver::AddModule when no unused module of the requested type is present on the X2X Link. |
|
B&R X20AI4222 Analog Input Module (4‐channel, ±10V, 13‐bit) |
|
B&R X20AI4322 Analog Input Module (4‐channel, 0‐20mA) |
|
B&R X20AI8221 Analog Input Module (8‐channel, ±10V, 13‐bit) |
|
B&R X20AI8321 Analog Input Module (8‐channel, 0‐20mA) |
|
B&R X20AO2622 Analog Output Module (2‐channel, +/‐10V or 0‐20mA, 13‐bit) |
|
B&R X20AO2632 Analog Output Module (2‐channel, +/‐10V or 0‐20mA, 16‐bit) |
|
B&R X20AO4622 Analog Output Module (4‐channel, +/‐10V or 0‐20mA, 13‐bit) |
|
B&R X20AO4632 Analog Output Module (4‐channel, +/‐10V or 0‐20mA, 16‐bit) |
|
B&R X20AO4635 Analog Output Module (4‐channel, +/‐10V or 0‐20mA, 16‐bit, low temperature drift) |
|
B&R X20AT4222 Analog Temperature Module (4‐channel, PT100/PT1000, 2‐ or 3‐wire) |
|
B&R X20AT6402 Thermocouple Input Module (6‐channel, types J/K/N/S/B/R, 16‐bit, 0.1°C) |
|
B&R X20ATB312 Analog Temperature Module (4‐channel, PT100 4‐wire) |
|
Driver for the X20BC0087 bus controller. |
|
B&R X20DC1196 Digital Counter Module (1x ABR, RS‐422, 5V, 600kHz, 2x DIN) |
|
B&R X20DI0471 Digital Input Module (10‐channel, 5‐48VDC sink) |
|
B&R X20DI4653 Digital Input Module (4‐channel, 100‐240 VAC, 2‐wire) |
|
B&R X20DI6553 Digital Input Module (6‐channel, 100‐120 VAC, 1‐wire) |
|
B&R X20DI8371 Digital Input Module (8‐channel, 24VDC sink) |
|
B&R X20DI9371 Digital Input Module (12‐channel, 24VDC sink) |
|
B&R X20DI9372 Digital Input Module (12‐channel, 24VDC source) |
|
B&R X20DO2649 Digital Output Module (2‐channel, changeover relay 240VAC 5A) |
|
B&R X20DO4649 Digital Output Module (4‐channel, normally open relay 240VAC 5A) |
|
B&R X20DO6639 Digital Output Module (6‐channel, normally open relay 240VAC/30VDC 2A) |
|
B&R X20DO8322 Digital Output Module (8‐channel, 24VDC 0.5A source) |
|
B&R X20DO9322 Digital Output Module (12‐channel, 24VDC 0.5A source) |
|
B&R X20DS4389 Digital Signal Processor Module (4 DI + 4 DI/DO, edge generation) |
|
B&R X20PS9402 Power Supply Module for Bus Controller (24VDC) |
|
adapnex::drivers::compulab namespace
adapnex::drivers::compulab::iotdin_imx8p namespace
adapnex::drivers::modbus namespace
adapnex::drivers::wago namespace
adapnex::drivers::wago::cc100 namespace
adapnex::platforms namespace
adapnex::platforms::simulation namespace
Types
Name |
Description |
Test fixture allowing standard scheduling APIs like Application::CreateCyclicTaskGroup() to be used in a unit test, where the application can be simulated faster than real‐time. To use the simulation test fixture, declare a test using TEST_F(Simulation, ...) { ... }. Call Simulate() to run the simulation. |
|
Created with MrDocs